The Max10 does not have enough ram bits to build the full 32768 x 12 ram array. Some documentation stated that there was more memory than that was actually in the part. When I tried to infer ram it defaulted to 16384 x 12. I tried to set the inferred ram size to 4096 x 7 (7 fields of ram). It still generated 16384 x 12 (4 fields). The IP catalog has a ram function that let me build a 28672 x 12 array, which I wrapped with verilog to return 0 when to 8 th field is read. I don't know what happens with writes to that area.
Friday, September 18, 2026
Subscribe to:
Post Comments (Atom)
The Max10 does not have enough ram bits to build the full 32768 x 12 ram array. Some documentation stated that there was more memory than ...
-
This Blog Documents an alternate implementation of a PDP8e. The PDP8e is implemented in an ICE40hx8k device. (Lattice Semiconductor) Ver...
-
Well when I went to retest the PDP8e before pushing to it github I decided to re-run the diagnostics. Much to my surprise two failed! The ...
-
Wow, 2 years since I posted! I have not stopped working on this but sometimes there is very little time spent on it. However I will report...
No comments:
Post a Comment